Class: TN PUBLIC

Doc. no: TERMA/SPD/63/T-EMU/MODEL/ MACHINE Rev: 1.1

Date: 2016-05-12

Approved by: Michela Alberti



T-EMU: Machine Class Manual



Prepared	Checked
Mattias Holm Technical Manager	Dan Søren Nielsen QA Manager
Approved	
Michela Alberti General Manager	

MACHINE, Rev: 1.1



Record of Changes

Author	Description	Rev	Date
Mattias Holm	Auto gen tables	1.1	2016-05-12
Mattias Holm	Initial Version	1.0	2015-07-01

Table of Contents

1	Introduction	2
2.	Attributes	2
	2.1. Properties	
	2.2. Interfaces	3
	2.3. Ports	3
3.	Limitations	3

1. Introduction

The machine class is used to assemble and group related processors in machines. The machine class is intended to be used for SMP and multi-core systems. It provides the following capabilities:

- 1. A multi-CPU scheduler that executes all the CPUs in the machine in sequence (for a fixed time quanta).
- 2. A synchronised event queue. CPUs can post events in the next time quanta to be executed after all the processors have reached a specific time point.
- 3. A scheduling interface enabling the machine to be run for a time specified in seconds, not cycles.

Note that the machine class supports the scheduling of different CPUs with different clock frequencies.

Synchronised events are posted on a CPUs event queue by adding the flag TEMU_EVENT_SYNC to the posting function, this will bypass the CPU event queue and put it in the machine object's queue.

2. Attributes

2.1. Properties

Name	Туре	Description
cpus	irefarray	Processors in the machine
currentCPU	iref	Current CPU
currentCPUIdx	int32_t	Current CPU Index
devices	irefarray	Devices to reset when machine is reset
object.timeSource	object	Time source object (a cpu or machine object)

T-EMU: Machine Class Manual Doc. no: TERMA/SPD/63/T-EMU/MODEL/

MACHINE, Rev: 1.1



Name	Туре	Description
quanta	uint64_t	Quanta length in nanoseconds
quantaEnd	uint64_t	End point of current quanta in nanoseconds
quantaStart	uint64_t	Quanta start in nanoseconds
syncMask	uint64_t	Synchronised CPU mask

2.2. Interfaces

Name	Туре	Description
EventIface	EventIface	
LegacyIface	LegacyIface	
MachineIface	MachineIface	
ObjectIface	ObjectIface	

2.3. Ports

Prop	Iface	Description
-	-	-

3. Limitations

• The machine class cannot have more than 64 CPU cores connected.