T-EMU: GRLIB APBUART Device Model Manual

© Terma GmbH, Germany, 2015. Proprietary and intellectual rights of Terma GmbH, Germany are involved in the subject-matter of this material and all manufacturing, reproduction, use, disclosure and sales rights pertaining to such subject-matter are expressly reserved. This material is submitted for a specific purpose as agreed in writing, and the recipient by accepting this material agrees that this material will not be used, copied or reproduced in whole or in part, nor its content (or any part thereof) revealed in any manner or to any third party, except own staff, to meet the purpose for which it was submitted and subject to the terms of the written agreement.
1. Introduction

The APBUART is part of the GRLIB device library from Gaisler. The ApbUart model supports both infinite speed UARTs (where bytes are sent when the register is written) and the emulation of FIFOs and send times based on the scaler.

2. Properties

- pnp.config: APB plug and play config word
- pnp.bar: APB plug and play bar register
- config.infiniteUartSpeed: Set to 1 to enable infinite UART speed.
- config.fifoSize: The FIFO size of the UART, set to 1 for FIFO free UARTs.
- config.interrupt: The interrupt this UART will raise.
- data: ApbUart data register. Writing to this will put a byte in the FIFO.
- status: Status register.
- control: Control register.
- scaler: Scaler register.
- fifo_debug: FIFO debug register (not supported).
- tx: Serial interface destination
- queue: EventIface (normally provided by the CPU or machine object)
- irqCtrl: IRQ controller that the UART should send IRQs to.
<table>
<thead>
<tr>
<th>Variable</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>rxFifo.start</td>
<td>Read location for Rx fifo</td>
</tr>
<tr>
<td>rxFifo.usage</td>
<td>Current bytes in Rx fifo</td>
</tr>
<tr>
<td>rxFifo.size</td>
<td>Fifo size</td>
</tr>
<tr>
<td>rxFifo.data</td>
<td>Fifo data buffer</td>
</tr>
<tr>
<td>txFifo.start</td>
<td>Read location for Tx fifo</td>
</tr>
<tr>
<td>txFifo.usage</td>
<td>Current bytes in Tx fifo</td>
</tr>
<tr>
<td>txFifo.size</td>
<td>Fifo size</td>
</tr>
<tr>
<td>txFifo.data</td>
<td>Fifo data buffer</td>
</tr>
<tr>
<td>txShift</td>
<td>Shift register. Only used when UART speed is non-infinite.</td>
</tr>
</tbody>
</table>

### 3. Interfaces

- **MemAccessIface**
  Type = MemAccessIface. Handles MMIOs.
- **UartIface**
  Type = SerialIface. Serial interface for the receiver.
- **DeviceIface**
  Type = DeviceIface.
- **ApbIface**
  Type = ApbIface. PnP access interface.

### 4. Limitations

- Loop back mode is not presently supported.
- Control flow (cts) is not supported