Limitations

Read and write combining is not simulated

Bus select is ignored, only one memory space is used for memory and processor.

APV and TLB caches are not implemented at the moment.

Flushes are instantaneous. This means that the FLI and FCI will only result in one actual interrupt being raised.